

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/888,970	06/25/2001	Adrian E. Ong	M-9820 US	1405
7.	7590 12/27/2005		EXAMINER	
Philip W. Woo			CHANG, DANIEL D	
Sidley Austin F	Brown & Wood LLP			
555 Čalifornia	555 California Street			PAPER NUMBER
Suite 5000	Suite 5000			
San Fransico,	CA 94104-1715	DATE MAILED: 12/27/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	09/888,970	ONG, ADRIAN E.	
Office Action Summary	Examiner	Art Unit	
	Daniel D. Chang	2819	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence addres	SS
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communicatior - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by s' Any reply received by the Office later than three months after the n earned patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMUNI R 1.136(a). In no event, however, may a n. eriod will apply and will expire SIX (6) MOI tatute, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this commu BANDONED (35 U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on 1 2a)⊠ This action is FINAL. 2b)□ 3)□ Since this application is in condition for all closed in accordance with the practice und	This action is non-final. owance except for formal mat		erits is
Disposition of Claims			
4) Claim(s) <u>1-24</u> is/are pending in the applica 4a) Of the above claim(s) is/are with 5) Claim(s) is/are allowed. 6) Claim(s) <u>1-24</u> is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction are	drawn from consideration.		
Application Papers			
9) The specification is objected to by the Exam 10) The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co 11) The oath or declaration is objected to by the	accepted or b) objected to the drawing(s) be held in abeya rrection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for force a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International But * See the attached detailed Office action for a	nents have been received. nents have been received in A priority documents have beer reau (PCT Rule 17.2(a)).	Application No n received in this National Stag	ge
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date) Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152 	<u>'</u>)

Art Unit: 2819

Acknowledgement

Receipt is acknowledged of the Amendment filed October 14, 2005.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Balamurugan et al. (US 6,320,795 B1, "Balamurugan", hereinafter).

Regarding claim 14, Balamurugan discloses, in Figs. 1 and 2, a system for driving a data signal, comprising:

a plurality of bit lines (16 lines connecting 14 from 50 in Fig. 2 or 37 in Fig. 1);

a data bus (14) having a plurality of bus lines (see col. 2, lines 39+), wherein each bus line is connectable (by 42 in Fig. 2 or 30/32 in Fig. 1) to a respective portion of the plurality of bit lines;

a charging circuit (16) coupled to at least one of the bus lines of the data bus, wherein the charging circuit is configured to pre-charge (by 20) the at least one of the bus lines of the data bus (line 14) to a first voltage level (18) in advance of driving a first type of data signal (data signal from first register file cell 10 or 40) or a second type of data signal (data signal from second register file cell 10 or 40) across the at least one of the bus lines.

Art Unit: 2819

Regarding claim 15, Balamurugan discloses, in Fig. 1 a keeper circuit (24) coupled to the at least one of the bus lines of the data bus, wherein the keeper circuit is configured to maintain the at least one of the bus lines of the data bus at the first voltage level after the at least one of the bus lines of the data bus has been charged.

Regarding claim 16, Balamurugan discloses, in Fig. 2 that the pull-down circuit comprises:

a transistor (42) coupled at one end to the at least one of the bus lines of the data bus and at the other end to ground;

logic circuitry (44) coupled to a gate of the transistor, wherein an output signal from the logic circuitry controls the transistor.

Regarding claim 17, Balamurugan discloses, in Fig. 2 that the logic circuitry comprises a first input terminal (48) for receiving an equilibration signal and a second input terminal (50) for receiving a data signal.

Regarding claim 18, Balamurugan discloses, in Fig. 2 that the logic circuitry comprises a NOR gate (44).

Regarding claim 19, Balamurugan discloses, in Fig. 2 that the charging circuit comprises: a transistor (16) coupled at one end to a power supply voltage source and at the other end to the at least one of the bus lines of the data bus, wherein the transistor is controlled by an equilibration signal (20).

Regarding claim 20, Balamurugan discloses, in Fig. 1 the keeper circuit comprises:

a transistor (26) coupled at one end to a power supply voltage source and at the other end to the at least one of the bus lines of the data bus; and

Art Unit: 2819

logic circuitry (28) coupled to a gate of the transistor, wherein an output signal from the logic circuitry controls the transistor.

Regarding claim 21, Balamurugan discloses, in Fig. 1 the logic circuitry comprises an inverter gate (28).

Regarding claim 24, Balamurugan discloses, in Fig. 1, a pull-down circuit (30, 32 in Fig. 1; 42 in Fig. 2) coupled to the at least one of the bus lines of the data bus (line 14), wherein the pull-down circuit is configured to pull the at least one of the bus lines of the data bus to a second voltage level (36).

Method claims 1-2, 4-13, 22, and 23 are essentially the same in scope as apparatus claims 14-21 and 24 and are rejected similarly.

Regarding claim 3, as for the recitation, "the first voltage level is about 1.8 Volts", it has been held that a recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. Ex parte Masham, 2 USPQ2d 1647 (1987).

Response to Arguments

Applicant's arguments filed October 14, 2005 have been fully considered but they are not persuasive.

Applicant argues, on page 6, that "the examiner's rejection of claims 1-24 depends on a distorted interpretation of the prior art" and "it is completely inappropriate for the Examiner to redefine the elements in Balamurugan et al." However, Examiner believes that it is appropriate to interpret the element in issue, namely "bit line" as a data bus. A data bus or a bit line is nothing but a conductor carrying a signal. In same way that a man can be called as "a father" of children

Art Unit: 2819

or "a husband" of a wife, or "a son" of parents, a wire or a conductor can be called as a bit line or a data bus. As mentioned in the previous action, the PTO applies to the verbiage of the proposed claims the broadest reasonable meaning of the words in their ordinary usage as they would be understood by one of ordinary skill in the art," *In re Morris*, 44 USPQ2d 1023, 1027 (Fed. Cir. 1997). Therefore, the previous rejection is appropriate and maintained.

Conclusion

THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel D. Chang whose telephone number is (571) 272-1801. The examiner can normally be reached on Monday through Friday.

Art Unit: 2819

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Daniel D. Chang Primary Examiner Art Unit 2819

DANIEL CHANG PRIMARY EXAMINER

dc